

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

Claim 1 (currently amended): A noise reduced printed circuit board comprising:

a substrate having at least two insulated layers (11, 12) for mounting conductive material;

a first set of conductive footprints (2) being mounted on one of the insulated layers (11), each footprint of said first set being accessible from outside of the substrate and electrically connectable with a corresponding conductor extending from an electrical device, said first set of footprints the conductors being paired as differential pairs (y) as the conductors in the electrical device while and including at least two unpaired conductors, the first and second conductor conductors, are being closely spaced from and cross talked with each other; and

a second set of conductive footprints, each at least one of the second set of conductive footprints (R3') being located on an area of another the other insulated layers aligned with and spaced from one footprint (T2) of the first set and connected to another footprint (R3) of the first set; wherein

said one footprint (T2) of the first set is connected with the first conductor, and said another footprint (R3) of the first set is connected with a third

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

conductor which is of same differential pair as with the second conductor.

**Claim 2 (original):** The printed circuit board as recited in claim 1, wherein at least two conductive footprints of the second set are located on different insulated layers.

**Claim 3 (cancelled)**

**Claim 4 (original):** The printed circuit board as recited in claim 3, wherein footprints of the first set are totally vertically aligned with their corresponding aligned footprints of the second set.

**Claim 5 (original):** The printed circuit board as recited in claim 1, wherein each footprint of the second set has the same size as its corresponding aligned footprint of the first set.

**Claim 6 (original):** The printed circuit board as recited in claim 5, wherein each footprint of the second set is totally vertically aligned with its corresponding aligned footprint of the first set.

**Claim 7 (cancelled)**

**Claim 8 (original):** The printed circuit board as recited in claim 1, wherein every footprint of the second set has an expanding size larger than its corresponding aligned footprint of the first set.

**Claim 9 (original):** The printed circuit bard as recited in claim 1, wherein

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

each footprint of the first set is a solderably conductive pad.

Claim 10 (original): The printed circuit board as recited in claim 1, wherein the printed circuit board is a built-in circuit board of a connector and all the necessary electronic components of the connector including conditioning component and terminal module are solderable on the printed circuit board.

Claim 11(currently amended): A layout of a printed circuit board for noise reduction comprising:

a plurality of footprints (2) being mounting on an outer face of a substrate of the printed circuit board, ~~every two of said footprints being a signal based pair when every footprints footprint are being~~ electrically connected with a corresponding conductor from an electrical device, every two of the conductors being a signal based pair;

a plurality of connecting conductive traces (5) each being electrically connected to one footprint, portions of every trace extending along at least one intermediate layer located in the substrate of the printed circuit board for easiness to be electrically connected to other functional circuit of the printed circuit board; wherein

each trace connected to a first chosen pair of footprints (T3, R3) is relocated to have portion of them pass through an area of the intermediate layer vertically spaced from the location of one footprint of a second chosen pair (R2, T2) on the outer face of the substrate and an expanded conductive footprint (T3', R3') is formed over there to couple with the footprint it faces.

Claim 12 (original): The layout of the printed circuit board as recited in claim 11, wherein the expanded conductive footprint connected to one footprint

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

of the first chosen pair is coupled with the footprint of the second chosen pair which bears a coupled signal from the electrical device when the conductor connected to said footprint of the second chosen pair is coupled with the conductor connected to the other footprint of the first chosen pair before the signals are transferred to the corresponding footprints.

**Claim 13 (original):** The layout of the printed circuit board as recited in claim 11, wherein at least one expanding conductive footprints has the same size as its coupling footprint mounted on the outer face.

**Claim 14 (cancelled)**

**Claim 15 (original):** The layout of the printed circuit board as recited in claim 11, wherein the substrate has at least two different intermediate layers and at least one conductive trace portion extends along every intermediate layer.

**Claim 16 (cancelled)**

**Claim 17 (currently amended):** A connector assembly having at least two mating ports to be engaged with a mating connector respectively, comprising:

a substrate having an electrical circuit layout on at least two insulated layers (11, 12);

electronic components being electrically mounted on the substrate, at least one electronic component being used for each of the mating ports and having two or more pairs of conductors inside, one ~~conductors~~ conductor of the first pair being closely parallel to and cross talked with one conductor of the second pair; wherein

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

said layout has two sets of footprints used to connect with the paired conductors from the electronic components of each mating port, and said two sets of footprints are located on a different insulated layer of the substrate respectively, the footprint connected with said one conductor of said first pair of the electronic component couples with one footprint of a third set which is electrically connected to the footprint where the other conductor of said second pair not cross talked with said one conductor of said first pair is connected.

Claim 18 (currently amended): A printed circuit board comprising:  
a substrate (10) having at least two insulated layers (11, 12);  
a plurality of footprints (2) being mounting on one insulated layer of the substrate of the printed circuit board, every two of said footprints being a signal based pair when every footprints footprint are being electrically connected with a corresponding conductor from an electrical device, every two of said conductors being a signal based pair;  
a plurality of connecting conductive traces (5) each being electrically connected to one footprint, the traces connected respectively to every footprint of one chosen pair being located on two different insulated layers; wherein said traces located on two different insulated layers are aligned with each other along a predetermined distance.

Claim 19 (currently amended): A substrate having conductive traces arrangement for reducing cross-talk therebetween, including  
a substrate (10) defining at least three mounting surfaces (11, 12, 13);  
first conductive trace including first, second and third sections (T3, T3', C3);  
second conductive trace including first, second and third sections (R2, R2')

Appl. No. 10/075,356  
Amdt. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

C2');

third conductive trace including first, second and third sections (R3, R3', C3'); and

wherein the first section of the first, second and third conductive traces (T3, R2, R3) are all arranged in [[a]] the common mounting surface (11);

wherein the second section (T3') of the first conductive trace is arranged in [[a]] the second mounting surface (12) and in align with the first section (R2) of the second conductive trace;

wherein the third section (C3) of the first conductive trace is align with the third section (C3') of the third conductive trace.

Claim 20 (currently amended): A printed circuit board comprising:  
first, second and third layers (12) stacked on another;  
first, second, third and fourth traces (T2, T3, R3, R2) side by side located on the first layer in sequence said first trace and said fourth trace being a differential pair, and said second trace and said third trace being another differential pair;  
a fifth trace (R3') located on the second layer, vertically aligned with the first trace (T2) and electrically connected to the third trace (R3) for somewhat counterbalancing crosstalk between the first trace (T2) and the second trace (T3) generated around the first layer; and  
a sixth trace (T3') located on the third layer, vertically aligned with the fourth trace (R2) and electrically connected to the second trace (T3) for somewhat counterbalancing crosstalk between the third trace (R3) and the fourth trace (R2) generated around the first layer; wherein  
a distance between the first layer (11) and the second layer (12) is different from that between the first layer (11) and the third layer (13), and a size of said

Appl. No. 10/075,356  
Amtd. Dated Feb. 20, 2004  
Reply to Office Action of Nov. 20, 2003

fifth trace (R3') and that of the said sixth trace (T3') are dimensioned according to those distances.